- ...Applications
- This work was supported in part by the
Office of Naval Research under contract # N00014-94-1-0006
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
- ...execution.
- The current implementation is limited to
direct-mapped instruction caches. The work is being extended to
include set-associative caches and to also handle data caches.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
- ...code.
- Notice that
the static cache simulation makes this approach feasible. Traditional
trace-driven cache simulation is reported to slow down the execution
time by one to three orders of a magnitude [].
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
- ...system
- A
multi-threaded real-time kernel has been designed for such an embedded
system based on a SPARC VME bus board
[, ].
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.